Final Project – FPGA implementation of encryption algorithm

Need to compare performances (execution time and hardware resources) with
1. Custom hardware implementation (full hw implementation)
2. Dedicated CPU based implementation (full embedded sw implementation)
3. Intermediate hw/sw implementations

**Issue:** what is the max size of matrices that we can use to implement the algorithm given the specific hardware (FPGA board) we have available